Sapatnekar S

Design Automation For Timing-Driven Layout Synthesis

Encyclo Thermal Pack Set 2 (V4)

Timing Analysis And Optimization Of Sequential Circuits

Designing Digital Computer Systems With Verilog

Designing Digital Computer Systems With Verilog

Routing Congestion In Vlsi Circuits

Design Automation For Timing-Driven Layout Synthesis