Hachtel Gary D

Logic Synthesis And Verification Algorithms

Abstraction Refinement For Large Scale Model Checking

Logic Minimization Algorithms For Vlsi Synthesis

Logic Synthesis And Verification Algorithms