Srinivas Devadas

Sequential Logic Testing And Verification

Computer-Aided Design Techniques For Low Power Sequential Logic Circuits