Power-Efficient Computer Architectures Format Broché

Power-Efficient Computer Architectures - Själander, Magnus

Format: Broché

Voir le descriptif

Note : 0

0 avis

Soyez le premier à donner un avis

Vous en avez un à vendre ?

Vendez-le-vôtre

Aucun vendeur ne propose ce produit

Soyez informé(e) par e-mail dès l'arrivée de cet article

Créer une alerte prix

Vous avez choisi le retrait chez le vendeur à

Payez directement sur Rakuten (CB, PayPal, 4xCB...)
Récupérez le produit directement chez le vendeur
Rakuten vous rembourse en cas de problème

Terminer ma commande

Gratuit et sans engagement

Félicitations !

Nous sommes heureux de vous compter parmi nos membres du Club Rakuten !

TROUVER UN MAGASIN

Adresse

Retour

Horaires

Note :

Avis sur Power - Efficient Computer Architectures Format Broché - Livre Littérature Générale

Note : 0 0 avis sur Power - Efficient Computer Architectures Format Broché - Livre Littérature Générale

Donnez votre avis et cumulez 5

Cumulez 5 en donnant votre avis

Votre note * : 1/5 2/5 3/5 4/5 5/5 Veuillez donner une note au produit

Le titre de votre avis* : Saisissez un titre

Quelques conseils :

Donnez le ton de votre avis, résumez-le en quelques mots qui apparaîtront comme le titre de votre avis.

Votre avis* : (40 caractères minimum) Saisissez un avis

Quelques conseils :

N'hésitez pas à mettre en avant les caractéristiques de ce produit, n'oubliez pas de mentionner ses avantages et/ou ses défauts éventuels. Décrivez précisément, argumentez, soyez convaincant !

Annuler

Les avis publiés font l'objet d'un contrôle automatisé de Rakuten.

Présentation Power - Efficient Computer Architectures Format Broché
- Livre Littérature Générale

Livre Littérature Générale - Själander, Magnus - 01/12/2014 - Broché - Langue : Anglais

Auteur(s) : Själander, Magnus - Kaxiras, Stefanos - Martonosi, Margaret

Editeur : Springer International Publishing

Langue : Anglais

Parution : 01/12/2014

Format : Moyen, de 350g à 1kg

Nombre de pages : 100

Expédition : 205

Dimensions : 23.5 x 19.1 x 0.6

ISBN : 9783031006173

Résumé :
As Moore's Law and Dennard scaling trends have slowed, the challenges of building high-performance computer architectures while maintaining acceptable power efficiency levels have heightened. Over the past ten years, architecture techniques for power efficiency have shifted from primarily focusing on module-level efficiencies, toward more holistic design styles based on parallelism and heterogeneity. This work highlights and synthesizes recent techniques and trends in power-efficient computer architecture. Table of Contents: Introduction / Voltage and Frequency Management / Heterogeneity and Specialization / Communication and Memory Systems / Conclusions / Bibliography / Authors' Biographies

Biographie:
Magnus Sjalander is a Research Associate at Uppsala University. He received both his Ph.D. degree (2008) and Lic.Eng. degree (2006) in Computer Engineering from Chalmers University of Technology, Sweden. He has been a visiting researcher at NXP Semiconductors, worked at Aeroflex Gaisler, been a post-doctoral researcher at Chalmers University of Technology, and a research scientist at Florida State University. Sjalander's research interests include energy-efficient computing, high-performance and low-power digital circuits, micro-architecture and memory-system design, and hardware-software interaction.

Margaret Martonosi is the Hugh Trumbull Adams '35 Professor of Computer Science at Princeton University, where she has been on the faculty since 1994. She also holds an affiliated faculty appointment in Princeton EE. Martonosi's research interests are in computer architecture and mobile computing, with particular focus on power-efficient systems. Her work has included the developmentof the Wattch power modeling tool and the Princeton ZebraNet mobile sensor network project for the design and real-world deployment of zebra tracking collars in Kenya. Her current research focuses on hardware-software interface approaches to manage heterogeneous parallelism and power-performance tradeoffs in systems ranging from smartphones to chip multiprocessors to large-scale data centers. Martonosi is a Fellow of both IEEE and ACM. She was the 2013 recipient of the Anita Borg Institute Technical Leadership Award. She has also received the 2013 NCWIT Undergraduate Research Mentoring Award and the 2010 Princeton University Graduate Mentoring Award. In addition to many archival publications, Martonosi is an inventor on six granted US patents, and has co-authored a technical reference book on power-aware computer architecture. She serves on the Board of Directors of the Computing Research Association (CRA). Martonosi completed her Ph.D. at Stanford University, and also holds a Master'sdegree from Stanford and a bachelor's degree from Cornell University, all in Electrical Engineering.

Stefanos Kaxiras is a full professor at Uppsala University, Sweden. He holds a Ph.D. degree in Computer Science from the University of Wisconsin. In 1998, he joined the Computing Sciences Center at Bell Labs (Lucent) and later Agere Systems. In 2003 he joined the faculty of the ECE Department of the University of Patras, Greece and in 2010 became a full professor at Uppsala University, Sweden. Kaxiras' research interests are in the areas of memory systems, and multiprocessor/multicore systems, with a focus on power efficiency. He has co-authored more than 100 research papers and 13 US patents, participated in five major European research projects, and currently receives funding from Sweden?EUR(TM)s business incubator and innovation agency VINNOVA. Kaxiras is a Distinguished ACM Scientist and IEEE member.

Power-Efficient Computer Architectures - Själander, Magnus

Avis sur Power - Efficient Computer Architectures Format Broché - Livre Littérature Générale

Présentation Power - Efficient Computer Architectures Format Broché - Livre Littérature Générale

Présentation Power - Efficient Computer Architectures Format Broché
- Livre Littérature Générale