Mixed-Signal Layout Generation Concepts - Arthur H M van Roermund

. .

Résumé :
Mixed-Signal Layout Generation Concepts covers important physical-design issues that exist in contemporary analog and mixed-signal design flows. Due to the increasing pressure on time-to-market, the steep increase in chip fabrication costs, and the increasing design complexity, it becomes even more challenging to produce a first-time right IC layout. The fundamental issues in creating a layout are placement and routing. Although these coupled problems have been investigated for many decades, no satisfactory automated solution has emerged yet. Fortunately, supported by modern computing power and results of new research that further improve computation efficiency, significant steps forward have been taken.
...

Sommaire:
Mapping Problems in the Design Flow.- Optimization Methods.- Optimization Approach Based on Simulated Annealing.- Efficient Algorithms and Data Structures.- Placement.- Routing.- Dealing with Physical Phenomena: Parasitics, Crosstalk and Process Variations.- Conclusions.

From the reviews: This book covers high-level placement and routing methods available from the 1970s to the present. For readers who want to learn about available layout algorithms, this book is a must. ... Readers will gain insight into what is challenging about routing and how to measure routing quality. ... This book is suitable for readers who want to learn about layout algorithms ... . (IEEE Circuits & Devices Magazine, Vol. 21 (4), July/August, 2005) Mixed-Signal Layout Generation Concepts is an outstanding text that provides a clear insight on how to efficiently solve the tasks of placement and routing ... . The book is timely and well structured. ... The quality of all the contributions ... is generally high. This book should be of considerable interest for graduate-level students in Electrical Engineering. ... It can be also a worthwhile purchase for anyone interested in ... VLSI design. I heartily recommend the book to anyone interested in system-on-a-chip design. (Mile Stojcev, Microelectronics Reliability, Vol. 45, 2005)