

Design, Automation, and Test in Europe -
- Format: Relié
- 528 pages Voir le descriptif
Vous en avez un à vendre ?
Vendez-le-vôtre52,91 €
Produit Neuf
Ou 13,23 € /mois
- Livraison à 0,01 €
- Livré entre le 5 et le 8 août
Nos autres offres
-
57,99 €
Occasion · Comme Neuf
Ou 14,50 € /mois
- Livraison : 0,00 €
- Protection acheteurs :
- 0,00 €
Service client à l'écoute et une politique de retour sans tracas - Livraison des USA en 3 a 4 semaines (2 mois si circonstances exceptionnelles) - La plupart de nos titres sont en anglais, sauf indication contraire. N'hésitez pas à nous envoyer un e-... Voir plus
- Payez directement sur Rakuten (CB, PayPal, 4xCB...)
- Récupérez le produit directement chez le vendeur
- Rakuten vous rembourse en cas de problème
Gratuit et sans engagement
Félicitations !
Nous sommes heureux de vous compter parmi nos membres du Club Rakuten !
TROUVER UN MAGASIN
Retour

Avis sur Design, Automation, And Test In Europe Format Relié - Livre Littérature Générale
0 avis sur Design, Automation, And Test In Europe Format Relié - Livre Littérature Générale
Donnez votre avis et cumulez 5
Les avis publiés font l'objet d'un contrôle automatisé de Rakuten.
-
Isamu Noguchi: Space Of Akari And Stone
Occasion dès 30,00 €
-
Original Morgan 4/4, Plus 4 And Plus 8
1 avis
Occasion dès 60,99 €
-
Tom Waits By Matt Mahurin
Occasion dès 47,16 €
-
The Chinese Art Book
Neuf dès 197,99 €
Occasion dès 47,29 €
-
The Books Of Albion: The Collected Writings Of Peter Doherty
Occasion dès 59,99 €
-
Cricut Joy
Neuf dès 51,50 €
Occasion dès 100,00 €
-
Building With Straw Bales: A Practical Manual For Self-Builders And Architects Volume 6
Neuf dès 39,76 €
-
Voyages En Van - 100 Itinéraires En France Et En Europe - Exclu Fnac
Occasion dès 37,95 €
-
The Art And Soul Of Dune
Neuf dès 63,55 €
-
Le Livre D'urantia
Occasion dès 50,00 €
-
Nudes And Portraits
Occasion dès 63,44 €
-
Dave Pelz's Short Game Bible
Neuf dès 53,97 €
Occasion dès 34,99 €
-
Avedon At Work
1 avis
Neuf dès 71,15 €
Occasion dès 77,33 €
-
Sefer Yetzirah (En Français) - Le Livre De La Création - Par William Wynn Westcott: Avec Les 32 Voies De La Sagesse, Les 50 Portes De L'intelligence, Commentaires Et Illustrations De L'auteur
Occasion dès 31,99 €
-
Pith Instructions For A-Tri Dzogchen (Revised Edition)
Neuf dès 45,85 €
Occasion dès 62,99 €
-
Joi Travalh E Soufransa De Ma Gent Biografie Di Anziani Delle Valli Cluuzoun E Sanmartin
Occasion dès 34,00 €
-
Ice Cold - A Hip-Hop Jewelry History
1 avis
Neuf dès 80,00 €
Occasion dès 39,00 €
-
Physiology Of The Heart
Neuf dès 44,80 €
Occasion dès 98,78 €
-
The Jewelers Of The Ummah
Neuf dès 39,09 €
-
Stanley Donwood: There Will Be No Quiet
Neuf dès 34,80 €
Produits similaires
Présentation Design, Automation, And Test In Europe Format Relié
- Livre Littérature GénéraleEditeur : Springer NetherlandLangue : AnglaisParution : 01/01/2008Format : Moyen, de 350g à 1kgNombre de pages : 528Expédition : 951Dimensions : 24.1 x 16.0 x 3.4 ...
Résumé :
The Design Automation and Test in Europe, DATE, is Europe?s leading international electronic systems design conference for electronic design, automation and test, from system level hardware and software implementation right down to integrated circuit design. It combines the conference with Europe?s leading international ex- bition for electronic design, automation and test. To celebrate the tenth anniversary of DATE, we have compiled this book with the aim to highlight some of the most influential technical contributions from ten years of DATE. Selecting 30 papers, only 3 papers from each year, is a challenging endeavor. Although the impact of papers from the first years of DATE can be det- mined through various citation indexes, the impact from the later years still have to be seen. Together with all 10 Program Chairs, we have made a selection of the most influential papers covering the very broad range of topics which is characteristic for DATE.
Biographie:
Dr. Rudy Lauwereins is the General Chair for DATE 2007, Dr. Jan Madsen is the Technical Chair.
Sommaire:
System Level Design.- System Level Design: Past, Present, and Future.- Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems.- EXPRESSION: A Language for Architecture Exploration Through Compiler/Simulator Retargetability.- RTOS Modeling for System Level Design.- Context-Aware Performance Analysis for Efficient Embedded System Design.- Lock-Free Synchronization for Dynamic Embedded Real-Time Systems.- What If You Could Design Tomorrow's System Today?.- Networks on Chip.- Networks on Chips.- A Generic Architecture for On-Chip Packet-Switched Interconnections.- Trade-offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip.- Exploiting the Routing Flexibility for Energy/Performance-Aware Mapping of Regular NoC Architectures.- xpipesCompiler: A Tool for Instantiating Application-Specific Networks on Chip.- A Network Traffic Generator Model for Fast Network-on-Chip Simulation.- Modeling, Simulation and Run-Time Management.- Modeling, Simulation and Run-Time Management.- Dynamic Power Management for Nonstationary Service Requests.- Quantitative Comparison of Power Management Algorithms.- Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks: Modeling and Improvement Perspectives.- Statistical Blockade: A Novel Method for Very Fast Monte Carlo Simulation of Rare Circuit Events, and its Application.- Compositional Specification of Behavioral Semantics.- Design Technology for Advanced Digital Systems in CMOS and Beyond.- Design Technology for Advanced Digital Systems in CMOS and Beyond.- Address Bus Encoding Techniques for System-Level Power Optimization.- MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis.- Minimum Energy Fixed-Priority Scheduling for VariableVoltage Processors.- Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies.- Physical Design and Validation.- Physical Design and Validation.- Interconnect Tuning Strategies for High-Performance ICs.- Efficient Inductance Extraction via Windowing.- Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits.- A Single Photon Avalanche Diode Array Fabricated in Deep-Submicron CMOS Technology.- Test and Verification.- The Test and Verification Influential Papers in the 10 Years of DATE.- Cost Reduction and Evaluation of a Temporary Faults-Detecting Technique.- An Integrated System-on-Chip Test Framework.- Efficient Spectral Techniques for Sequential ATPG.- BerkMin: A Fast and Robust Sat-Solver.- Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-Chip Test Data Compression/Decompression.- An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis in SoCs.
Détails de conformité du produit
Personne responsable dans l'UE