ASIC/SoC Functional Design Verification - Mehta, Ashok B.
- Format: Broché Voir le descriptif
Vous en avez un à vendre ?
Vendez-le-vôtre162,77 €
Produit Neuf
Ou 40,69 € /mois
- Livraison à 0,01 €
- Livré entre le 27 juillet et le 8 août
Brand new, In English, Fast shipping from London, UK; Tout neuf, en anglais, expédition rapide depuis Londres, Royaume-Uni;ria9783319866208_dbm
Nos autres offres
-
182,01 €
Produit Neuf
Ou 45,50 € /mois
- Livraison : 3,99 €
- Livré entre le 27 juillet et le 3 août
Voir le détail de l'annonce -
191,98 €
Produit Neuf
Ou 48,00 € /mois
- Livraison : 25,00 €
- Livré entre le 10 et le 17 août
Apres acceptation de la commande, le delai moyen d'expedition depuis le Japon est de 48 heures. Le delai moyen de livraison est de 3 a 4 semaines. En cas de circonstances exceptionnelles, les delais peuvent s'etendre jusqu'à 2 mois.
Voir le détail de l'annonce
- Payez directement sur Rakuten (CB, PayPal, 4xCB...)
- Récupérez le produit directement chez le vendeur
- Rakuten vous rembourse en cas de problème
Gratuit et sans engagement
Félicitations !
Nous sommes heureux de vous compter parmi nos membres du Club Rakuten !
TROUVER UN MAGASIN
Retour
Avis sur Asic / Soc Functional Design Verification de Mehta, Ashok B. Format Broché - Livre Littérature Générale
0 avis sur Asic / Soc Functional Design Verification de Mehta, Ashok B. Format Broché - Livre Littérature Générale
Les avis publiés font l'objet d'un contrôle automatisé de Rakuten.
-
How Children Develop
Neuf dès 115,00 €
Occasion dès 83,91 €
-
Amazônia
Occasion dès 91,39 €
-
Bernd And Hilla Becher: Bergwerke Und Hutten
Occasion dès 199,00 €
-
Bovine Anatomy
Neuf dès 109,20 €
Occasion dès 84,16 €
-
The Economics Of The Welfare State
Neuf dès 109,04 €
Occasion dès 83,38 €
-
Summer Light
Occasion dès 109,98 €
-
Deathly Still: Pictures Of Concentration Camps
Occasion dès 101,10 €
-
New Perspectives: Contemporary Art From Ghana
Occasion dès 199,00 €
-
Art Nouveau Stained Glass Window Design
Occasion dès 95,99 €
-
Verschneit Und Verliebt: Ein Weihnachtswunder In Den Bergen (German Edition)
Occasion dès 126,11 €
-
World Mirrors, 1650-1900
Occasion dès 87,46 €
-
British Beat: Then, Now And Rare, 1960-1969
Occasion dès 121,99 €
-
Kurzkommentar Zum Abgb: Allgemeines Burgerliches Gesetzbuch, Ehegesetz, Konsumentenschutzgesetz, Ipr-Gesetz Und Europaisches Vertragsstatutubereinkommen
Neuf dès 561,99 €
Occasion dès 199,00 €
-
Ancient Faces: Mummy Portraits From Roman Egypt (A Catalogue Of Roman Portraits In The British Museum)
Occasion dès 88,99 €
-
Guyton And Hall Textbook Of Medical Physiology, 12e
Occasion dès 90,51 €
-
Self-Portrait With Friends: The Selected Diaries Of Cecil Beaton, 1922-1974
Occasion dès 108,88 €
-
Edward Hopper
Occasion dès 159,99 €
-
Analytische Chemie: Chemiebasiswissen Iii (Springer-Lehrbuch)
Neuf dès 104,99 €
Occasion dès 84,14 €
-
The Marvel Encyclopedia: A Complete Guide To The Characters Of The Marvel Universe
Occasion dès 84,54 €
-
Cost Accounting: A Managerial Emphasis, 13th Edition
Occasion dès 105,99 €
Produits similaires
Présentation Asic / Soc Functional Design Verification de Mehta, Ashok B. Format Broché
- Livre Littérature Générale
Résumé :
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, ReuseMethodology from Algorithm/ESL to RTL, and other overall methodologies.
Biographie: Ashok Mehta has been working in the ASIC/SoC design and verification field for over 20 years. He started his career at Digital Equipment Corporation (DEC) working as a CPU design engineer. He then worked at Data General, Intel (first Pentium Architecture Verification team) and after a route of couple of startups, worked at Applied Micro and currently at TSMC. He was a very early adopter of Verilog and participated in Verilog, VHDL, iHDL (Intel HDL) and SDF (standard delay format) technical subcommittees. He has also been a proponent of ESL (Electronic System Level) designs. At TSMC he architected and went into production with two industry standard TSMC ESL Reference Flows that take designs from ESL to RTL while preserving the verification environment for reuse from ESL to RTL. He holds 14 U.S. Patents in the field of SoC and 3DIC design verification. He is also the author of Second Edition of the book SystemVerilog Assertions and Functional Coverage - A comprehensive guide to languages, methodologies and applications. Springer (June 2016). Ashok earned an MSEE from University of Missouri. In his spare time, he is an amateur photographer and likes to play drums on 70's rock music driving his neighbors up the wall J
Sommaire:
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, ReuseMethodology from Algorithm/ESL to RTL, and other overall methodologies....
Détails de conformité du produit
Personne responsable dans l'UE