New Data Structures and Algorithms for Logic Synthesis and Verification - Amaru, Luca Gaetano
- Format: Broché Voir le descriptif
Vous en avez un à vendre ?
Vendez-le-vôtreSoyez informé(e) par e-mail dès l'arrivée de cet article
Créer une alerte prix- Payez directement sur Rakuten (CB, PayPal, 4xCB...)
- Récupérez le produit directement chez le vendeur
- Rakuten vous rembourse en cas de problème
Gratuit et sans engagement
Félicitations !
Nous sommes heureux de vous compter parmi nos membres du Club Rakuten !
TROUVER UN MAGASIN
Retour
Avis sur New Data Structures And Algorithms For Logic Synthesis And Verification de Amaru, Luca Gaetano Format Broché - Livre Littérature Générale
0 avis sur New Data Structures And Algorithms For Logic Synthesis And Verification de Amaru, Luca Gaetano Format Broché - Livre Littérature Générale
Les avis publiés font l'objet d'un contrôle automatisé de Rakuten.
Présentation New Data Structures And Algorithms For Logic Synthesis And Verification de Amaru, Luca Gaetano Format Broché
- Livre Littérature Générale
Résumé :
This book introduces new logic primitives for electronic design automation tools. The author approaches fundamental EDA problems from a different, unconventional perspective, in order to demonstrate the key role of rethinking EDA solutions in overcoming technological limitations of present and future technologies. The author discusses techniques that improve the efficiency of logic representation, manipulation and optimization tasks by taking advantage of majority and biconditional logic primitives. Readers will be enabled to accelerate formal methods by studying core properties of logic circuits and developing new frameworks for logic reasoning engines.
Biographie:
Luca Gaetano Amaru is a Senior II, R&D Engineer at Synopsys Inc., Mountain View, CA. Formerly, he was a research assistant and PhD student in Computer Science at EPFL, Integrated Systems Laboratory, Lausanne, Switzerland, where he worked on new data structures and algorithms for logic synthesis and verification, under the direction of Prof. De Micheli, Dr. Gaillardon and Prof. Burg. He received his Bachelor's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, in 2009. In 2011 he received his double Master's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, and Politecnico di Milano, Italy. In 2014, he was a visiting researcher at Stanford University, Palo Alto, CA, USA....
Sommaire: Introduction.- Part 1. Logic Representation, Manipulation and Optimization.- Biconditional Logic.- Majority Logic.- Part 2. Logic Satisfiability and Equivalence Checking.- Exploiting Logic Properties to Speedup SAT.- Majority Normal Form Representation and Satisfiability.- Improvements to the Equivalence Checking of Reversible Circuits.- Conclusions.