Personnaliser

OK

Oh appli days ! 20€ et 80€ offerts* sur l'application Rakuten dès 159€ et 899€ d'achat avec le code : APP20 et APP80

En profiter

Computing Platforms for Software-Defined Radio -

Note : 0

0 avis
  • Soyez le premier à donner un avis

Vous en avez un à vendre ?

Vendez-le-vôtre
Filtrer par :

181,11 €

Produit Neuf

  • Ou 45,28 € /mois

    • Livraison : 3,99 €
    • Livré entre le 20 et le 27 juillet
    Voir les modes de livraison

    M_plus_L

    PRO Vendeur favori

    4,8/5 sur + de 1 000 ventes

    Nos autres offres

    • 194,86 €

      Produit Neuf

      Ou 48,72 € /mois

      • Livraison à 0,01 €
      • Livré entre le 20 juillet et le 3 août
      Voir les modes de livraison

      Brand new, In English, Fast shipping from London, UK; Tout neuf, en anglais, expédition rapide depuis Londres, Royaume-Uni;ria9783319842134_dbm

      Voir le détail de l'annonce 
    Publicité
     
    Vous avez choisi le retrait chez le vendeur à
    • Payez directement sur Rakuten (CB, PayPal, 4xCB...)
    • Récupérez le produit directement chez le vendeur
    • Rakuten vous rembourse en cas de problème

    Gratuit et sans engagement

    Félicitations !

    Nous sommes heureux de vous compter parmi nos membres du Club Rakuten !

    En savoir plus

    Retour

    Horaires

        Note :


        Avis sur Computing Platforms For Software - Defined Radio Format Broché  - Livre Littérature Générale

        Note : 0 0 avis sur Computing Platforms For Software - Defined Radio Format Broché  - Livre Littérature Générale

        Les avis publiés font l'objet d'un contrôle automatisé de Rakuten.


        Présentation Computing Platforms For Software - Defined Radio Format Broché

         - Livre Littérature Générale

        Livre Littérature Générale - 30/06/2018 - Broché - Langue : Anglais

        . .

      • Editeur : Springer International Publishing Ag
      • Langue : Anglais
      • Parution : 30/06/2018
      • Format : Moyen, de 350g à 1kg
      • Nombre de pages : 252
      • Expédition : 388
      • Dimensions : 23.5 x 15.5 x 1.4
      • ISBN : 3319842137



      • Résumé :

        Dr. Waqar Hussain is currently a Senior Research Scientist at the Department of Electronics and Communications Engineering, Tampere University of Technology, Finland. He has been a Visiting Scientist at the Department of Computer Science, University of Chicago, IL, USA and also at the Chair for Integrated Signal Processing Systems, Rheinisch-Westfaelische Technische Hochschule (RWTH), Aachen, Germany. His research interests include design and development of homogeneous and heterogeneous multicore and manycore systems that are specialized for application specific, reconfigurable and general purpose processing. He is actively working on Accelerator-Rich Architectures and issues related to Communication Infrastructures e.g., Network-on-Chip in an effort to exploit the underutilized part of the chip known as Dark Silicon.? Dr. Waqar Hussain has a doctorate degree in Electronics Engineering from Tampere University of Technology, Finland.??

        ?

        Jari Nurmiis a professor at the Department of Electronics and Communications Engineering in Tampere University of Technology (TUT). He has held various research, education and management positions at TUT and in the industry since 1987. He got a D.Sc.(Tech) degree from TUT in 1994. His current research interests include System-on-Chip integration, on-chip communication, embedded and application-specific processor architectures, and circuit and system design and implementation for digital communication, positioning and DSP. He is leading a group of about 15 researchers and research associates at TUT.??

        ?

        Jouni Isoaho is a Professor in the Department of Applied Physics, Laboratory of Electronics and Information Technology at the University of Turku, Finland.? His research focuses on Low power system design for DSP and telecom systems, VLSI system design methodologies, and Innovative radio architectures and design methodologies.?

        ?

        Fabio Garzia received his MSc degree in Electronics Engineer in March 2005 from the University of Bologna, Italy. After his graduation, he worked for a few months at ARCES Labs in Bologna, first as VLSI Layout Engineer then as Digital Designer. In 2006 he moved to Tampere, Finland, where he started his PhD studies. His PhD Thesis focused on the design of a coarse-grain reconfigurable accelerator at RTL level, the development of programming tools, design of SoC platforms based on this accelerator, implementation on FPGA and mapping of some applications on it. He received his Dr.Tech. (PhD) Degree in December 2009. From January 2010 to April 2011, he received a research grant for the development of a high-level compiler for the reconfigurable accelerator. In October 2011 he moved to Germany, where he joined the Navigation Group, Power-Efficient Systems Department at Fraunhofer IIS. His main activity regards the development of digital hardware and HW/SW interfaces for GNSS receivers targeting both ASIC and FPGA technologies. In May 2015 he received the title of Senior Engineer at Fraunhofer IIS.?

        ...

        Biographie:

        Dr. Waqar Hussain is currently a Senior Research Scientist at the Department of Electronics and Communications Engineering, Tampere University of Technology, Finland. He has been a Visiting Scientist at the Department of Computer Science, University of Chicago, IL, USA and also at the Chair for Integrated Signal Processing Systems, Rheinisch-Westfaelische Technische Hochschule (RWTH), Aachen, Germany. His research interests include design and development of homogeneous and heterogeneous multicore and manycore systems that are specialized for application specific, reconfigurable and general purpose processing. He is actively working on Accelerator-Rich Architectures and issues related to Communication Infrastructures e.g., Network-on-Chip in an effort to exploit the underutilized part of the chip known as Dark Silicon.? Dr. Waqar Hussain has a doctorate degree in Electronics Engineering from Tampere University of Technology, Finland.??

        ?

        Jari Nurmi is a professor at the Department of Electronics and Communications Engineering in Tampere University of Technology (TUT). He has held various research, education and management positions at TUT and in the industry since 1987. He got a D.Sc.(Tech) degree from TUT in 1994. His current research interests include System-on-Chip integration, on-chip communication, embedded and application-specific processor architectures, and circuit and system design and implementation for digital communication, positioning and DSP. He is leading a group of about 15 researchers and research associates at TUT.??

        ?

        Jouni Isoaho is a Professor in the Department of Applied Physics, Laboratory of Electronics and Information Technology at the University of Turku, Finland.? His research focuses on Low power system design for DSP and telecom systems, VLSI system design methodologies, and Innovative radio architectures and design methodologies.?

        ?

        Fabio Garzia received his MSc degree in Electronics Engineer in March 2005 from the University of Bologna, Italy. After his graduation, he worked for a few months at ARCES Labs in Bologna, first as VLSI Layout Engineer then as Digital Designer. In 2006 he moved to Tampere, Finland, where he started his PhD studies. His PhD Thesis focused on the design of a coarse-grain reconfigurable accelerator at RTL level, the development of programming tools, design of SoC platforms based on this accelerator, implementation on FPGA and mapping of some applications on it. He received his Dr.Tech. (PhD) Degree in December 2009. From January 2010 to April 2011, he received a research grant for the development of a high-level compiler for the reconfigurable accelerator. In October 2011 he moved to Germany, where he joined the Navigation Group, Power-Efficient Systems Department at Fraunhofer IIS. His main activity regards the development of digital hardware and HW/SW interfaces for GNSS receivers targeting both ASIC and FPGA technologies. In May 2015 he received the title of Senior Engineer at Fraunhofer IIS.?

        Sommaire:
        Chapter1. The Evolution of Software Defined Radio - An Introduction.- Part I: Architectures, Designs and Implementations.- Chapter2. Design Transformation from a Single-Core to a Multi-Core Architecture targeting Massively-Parallel Signal Processing Algorithms.- Chapter3. The CoreVA-MPSoC - A Multiprocessor Platform for Software-Defined Radio.- Chapter4. Design and Implementation of IEEE 802.11a/g Receiver Blocks on a Coarse-Grained Reconfigurable Array.- Chapter5. Recon?gurable Multiprocessor Systems-on-Chip.- Chapter6. NineSilica: A Homogeneous MPSoC approach for SDR platforms.- Part II: Software-based Radio Cognition and Implementation Tools.- Chapter7. Application of the Scalable Communications Core as an SDR Baseband.- Chapter8. HW/SW Co-Design Toolset for Customization of Exposed Datapath Processors.- Chapter9. FPGA-based Cognitive Radio Platform with Recon?gurable Front-End and Antenna.- Chapter10. Synchronization in NC-OFDM-Based CR Platforms.- Chapter11. Towards Adaptive Cryptography and Security with Software De?ned Platforms.- Chapter12. The Future of Software-Defined Radio-Recommendations.

        ...

        Détails de conformité du produit

        Consulter les détails de conformité de ce produit (

        Personne responsable dans l'UE

        )
        Le choixNeuf et occasion
        Minimum5% remboursés
        Le service clientsÀ votre écoute
        LinkedinFacebookTwitterInstagramYoutubePinterestTiktok
        visavisa
        mastercardmastercard
        klarnaklarna
        paypalpaypal
        floafloa
        americanexpressamericanexpress
        Rakuten Logo
        • Rakuten Kobo
        • Rakuten TV
        • Rakuten Viber
        • Rakuten Viki
        • Plus de services
        • À propos de Rakuten
        Rakuten.com