Personnaliser

OK

ASIC/SoC Functional Design Verification - Mehta, Ashok B.

Note : 0

0 avis
  • Soyez le premier à donner un avis

Vous en avez un à vendre ?

Vendez-le-vôtre

249,39 €

Produit Neuf

  • Ou 62,35 € /mois

    • Livraison : 3,99 €
    • Livré entre le 27 juillet et le 3 août
    Voir les modes de livraison

    M_plus_L

    PRO Vendeur favori

    4,8/5 sur + de 1 000 ventes

    Publicité
     
    Vous avez choisi le retrait chez le vendeur à
    • Payez directement sur Rakuten (CB, PayPal, 4xCB...)
    • Récupérez le produit directement chez le vendeur
    • Rakuten vous rembourse en cas de problème

    Gratuit et sans engagement

    Félicitations !

    Nous sommes heureux de vous compter parmi nos membres du Club Rakuten !

    En savoir plus

    Retour

    Horaires

        Note :


        Avis sur Asic / Soc Functional Design Verification de Mehta, Ashok B. Format Relié  - Livre Littérature Générale

        Note : 0 0 avis sur Asic / Soc Functional Design Verification de Mehta, Ashok B. Format Relié  - Livre Littérature Générale

        Les avis publiés font l'objet d'un contrôle automatisé de Rakuten.


        Présentation Asic / Soc Functional Design Verification de Mehta, Ashok B. Format Relié

         - Livre Littérature Générale

        Livre Littérature Générale - Mehta, Ashok B. - 01/07/2017 - Relié - Langue : Anglais

        . .

      • Auteur(s) : Mehta, Ashok B.
      • Editeur : Springer International Publishing Ag
      • Langue : Anglais
      • Parution : 01/07/2017
      • Format : Moyen, de 350g à 1kg
      • Nombre de pages : 360
      • Expédition : 705
      • Dimensions : 24.1 x 16.0 x 2.5
      • ISBN : 9783319594170



      • Résumé :
        This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, ReuseMethodology from Algorithm/ESL to RTL, and other overall methodologies....

        Biographie:

        Ashok Mehta has been working in the ASIC/SoC design and verification field for over 20 years. He started his career at Digital Equipment Corporation (DEC) working as a CPU design engineer. He then worked at Data General, Intel (first Pentium Architecture Verification team) and after a route of couple of startups, worked at Applied Micro and currently at TSMC.

        He was a very early adopter of Verilog and participated in Verilog, VHDL, iHDL (Intel HDL) and SDF (standard delay format) technical subcommittees. He has also been a proponent of ESL (Electronic System Level) designs. At TSMC he architected and went into production with two industry standard TSMC ESL Reference Flows that take designs from ESL to RTL while preserving the verification environment for reuse from ESL to RTL.

        He holds 14 U.S. Patents in the field of SoC and 3DIC design verification.

        He is also the author of Second Edition of the book SystemVerilog Assertions and FunctionalCoverage - A comprehensive guide to languages, methodologies and applications. Springer (June 2016).

        Ashok earned an MSEE from University of Missouri.

        In his spare time, he is an amateur photographer and likes to play drums on 70's rock music driving his neighbors up the wall J

        Sommaire:
        This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, ReuseMethodology from Algorithm/ESL to RTL, and other overall methodologies....

        Détails de conformité du produit

        Consulter les détails de conformité de ce produit (

        Personne responsable dans l'UE

        )
        Le choixNeuf et occasion
        Minimum5% remboursés
        Le service clientsÀ votre écoute
        LinkedinFacebookTwitterInstagramYoutubePinterestTiktok
        visavisa
        mastercardmastercard
        klarnaklarna
        paypalpaypal
        floafloa
        americanexpressamericanexpress
        Rakuten Logo
        • Rakuten Kobo
        • Rakuten TV
        • Rakuten Viber
        • Rakuten Viki
        • Plus de services
        • À propos de Rakuten
        Rakuten.com