Implementation of FFT Processor In Nanometer Technologies - Challa, Padma
- Format: Broché Voir le descriptif
96,39 €
Produit Neuf
Ou 24,10 € /mois
- Livraison à 0,01 €
- Livré entre le 21 août et le 7 septembre
Brand new, In English, Fast shipping from London, UK; Tout neuf, en anglais, expédition rapide depuis Londres, Royaume-Uni;ria9786208224608_dbm
- Payez directement sur Rakuten (CB, PayPal, 4xCB...)
- Récupérez le produit directement chez le vendeur
- Rakuten vous rembourse en cas de problème
Gratuit et sans engagement
Félicitations !
Nous sommes heureux de vous compter parmi nos membres du Club Rakuten !
TROUVER UN MAGASIN
Retour
Avis sur Implementation Of Fft Processor In Nanometer Technologies Format Broché - Livre Encyclopédies, Dictionnaires
0 avis sur Implementation Of Fft Processor In Nanometer Technologies Format Broché - Livre Encyclopédies, Dictionnaires
Les avis publiés font l'objet d'un contrôle automatisé de Rakuten.
Présentation Implementation Of Fft Processor In Nanometer Technologies Format Broché
- Livre Encyclopédies, Dictionnaires
Résumé :
OFDM is mainly used to transmit video and audio signals efficiently with high performance and speed. FFT has various applications in, digital signal processing, and biomedical applications. There is a demand for semiconductor technology in terms of high performance, low area and power consumption. This increasing power is a significant problem in current processing communication technology. Therefore, various low-power FFT processors are designed to maximise the system life and meet consumer demand by extending the battery life at a lower cost. In this thesis, FFT processor is designed by using optimized radix 2 DIT butterfly structure with proposed floating point adders and floating point multipliers. The performance of the proposed binary floating point Vedic multiplier is compared with existing floating point multipliers with different adders. The designed cached FFT processor using radix 26 algorithm with SDF pipeline architecture, compared the performance parameters like area, power and operating frequency with existing pipeline architectures. We demonstrated that our proposed Binary floating point Vedic multiplier in Cached radix 26 SDF FFT achieves better power consumption....